The Medium Energy X-ray telescope (ME) is one of the three main telescopes on board the Insight Hard X-ray Modulation Telescope (Insight-HXMT) astronomy satellite. ME contains 1728 pixels of Si-PIN detectors sensitive in 5-30 keV with a total geometrical area of 952 cm 2 . Application Specific Integrated Circuit (ASIC) chips, VA32TA6, is used to achieve low power consumption and low readout noise. The collimators define three kinds of field of views (FOVs) for the telescope, 1°×4°, 4°×4°, and blocked ones. Combination of such FOVs can be used to estimate the inorbit X-ray and particle background components. The energy resolution of ME is ~3 keV at 17.8 keV (FWHM) and the time resolution is 255 μs. In this paper, we introduce the design and performance of ME.
Introduction
The Medium Energy X-ray telescope (ME), which is shown in Fig. 1-1 , covering 5-30 keV, is one of the three main telescopes on board the Hard X-ray Modulation Telescope (HXMT) astronomy satellite, dubbed Insight-HXMT after its launch on June 15, 2017. The energy range of ME bridges between the energy bands of the high energy X-ray telescope (HE, about 20-250 keV) and the low energy X-ray telescope (LE, about 1-15 keV) of Insight-HXMT, so that the properties of many X-ray sources can be better constrained [1] [2] [3] .
There are four pixels in one ceramic package, called Si-PIN detector hereafter. ME employs an array of 432 Si-PIN detectors. The whole array includes 1728 pixels with a geometrical area of 56.25 mm 2 each, and a total geometrical area of 952 cm 2 . A similar technique was used by the hard X-ray detector (HXD) on board Suzaku, where 64 large active area
Si-PIN detectors (pixel size: 21.5mm×21.5mm×2mm) were used to cover 10-70 keV. [4] HXD utilized Si-PIN diodes and high-Z GSO scintillators in anti-coincidence to achieve a lower background level [5] . Compared to the Suzaku/HXD, ME has a smaller pixel size but a much larger total geometrical area. To reduce the electronics power and the mass of ME, the front-end electronics and shaping electronics are realized by Application Specific Integrated Circuit (ASIC) chips. The data acquisition circuit is controlled by a Field Programmable Gate Array (FPGA).
In this paper, we describe the design, basic functions, and the on-ground test results of ME. 2.1 Overview ME consists of three medium energy detector boxes (MEDs) and one electric control box (MEB). Data collected by the three MEDs are sent to MEB through Low-Voltage Differential Signaling (LVDS) interfaces, while MEB communicates with the satellite platform with both LVDS and 1553B interfaces. The LVDS interface is mainly for the science data, and the 1553B interface is mainly for the engineering data and commands.
The main technical specifications of ME are summarized in Table 1 . , and the blocked ones, which can be used to estimate different background components in orbit. Combination of these FOVs can also optimize the requirements for high-cadence scanning on the Galactic plane and the high sensitivity pointed observations. The Si-PIN detectors are developed by the Institute of High Energy Physics (IHEP) and are sensitive to X-ray photons in the energy range of 5-30 keV. The ME electronics utilizes ASIC chips to collect, amplify, digitize, and transmit the output signals of the detectors.
The functional block diagram of ME is shown in Fig. 2-1 . The main functions of the MEDs are listed below: The main functions of the MEB are as follows:
1) To receive the science data and the engineering data from MEDs and then layout and frame them; 2) To generate data about the working conditions and the instruction link communication status of each module and to calculate the count rate of each module in MEDs; 3) To receive the remote-control commands from the satellite platform; 4) To forward the control commands to MEDs; 5) To transmit the telemetry data to the satellite platform; 6) To receive and forward the GPS pulse-persecond from the satellite platform; 7) To send the science data and the engineering data to the satellite platform; 8) To supply electronic power to MEDs.
Modular design
The ME system contains 432 Si-PIN detectors. Each Si-PIN detector has four pixels and therefore 1728 readout electronic channels are needed. We used 54 ASIC chips, each of which contains 32 channels, to meet the requirements of the readout system of all the Si-PIN detectors.
To improve the reliability of the whole system, a modular design is adopted, and each module can work independently. Each MED contains three identical detector units. All the detectors in a detector unit share a set of data acquisition modules and high voltage power supply module. In case any of the nine detector units fails, the rest can still work normally.
A detector unit is further divided into six detector modules. Each module has eight Si-PIN detectors, one ASIC chip, and the auxiliary circuit.
Again, each module works independently and does not affect the other modules in case of failure. According to the function of the ASIC chips, the noise threshold of each channel is adjustable.
The diagram of modular design is shown in Figure 2 
The mechanical structure
The structure of one MED is shown in Figure 2 In each MED box, there are nine independent plug-in structures, and each plugin structure contains two detector modules (see Figure 2 -4) .
The Si-PIN detectors are bonded to copper plates with heat conductive adhesive. The copper plate serves as a heat conductor to transmit the heat of the detector to the radiative surface to ensure the low working temperature of the Si-PIN detectors.
The electronics boards are fixed on the aluminum frame of the plug-in structure. To reduce the influence of the electronics on the detector temperature, thermal insulation between the aluminum frame and the copper plate is applied. The detector module and the electronics board are connected by a flexible cable (see Figure 2 To ensure the working temperature of each detector, a copper plate and a radiative cold plate are directly connected with screws. In addition, the side of the plug-in structure is also connected with the structure of the MED by screws to ensure the mechanical strength of the plug-in structure and the overall structure of the MED. The detailed MED internal connection is shown in Figure 2 
Si-PIN detector
Ion-implanted planar technology is employed to develop the ME Si-PIN detectors. Different from the traditional PN junction, ion implantation method is used to form a high resistance intrinsic layer for this detector. Therefore, the leakage current is as low as several pA even with the depletion voltage applied to the electrodes.
The Si-PIN detector used by ME has a pixel size of 56.25 mm 2 (12.5 mm × 4.5 mm) and a thickness of 1 mm. One guard ring (red dash lines) is shared by two pixels (blue areas) on a silicon chip, as shown in Figure 2 According to the pixel size of the design, the junction capacitance of the detector (proportional to the area and inversely proportional to the thickness) could be limited to ~ 5 pF. The surface passivation process and guard ring design can effectively minimize the surface leakage current and reduce the noise on the circuit. By grounding the guard ring, the leakage current is lower than 10 pA at -25℃ (the typical in-orbit working temperature of ME) with a depletion voltage of 150 V. Figure 2 -10 shows the leakage current of Si-PIN detectors. Its inset demonstrates the leakage current reaches ~20 pA at -22.5 ℃ and ~70pA at -5℃ with a bias voltage of 180 V. A 50 μm beryllium (Be) window is pasted to the ceramic package to shield the optical light and protect the surface of the Si-PIN pixels. We use silver paste to act as adhesive for the Be plate to make it grounded and to ensure a stable inner electromagnetic environment. Be has advantages of low density, high strength, and high X-ray transmittance. 96% of the 5 keV X-rays can penetrate the Be window ( Figure 2 -11). 
Read-out electronics
ME contains 1728 Si-PIN pixels and thus 1728 channels of readout electronics are needed. Given the limited power and volume on the satellite, it is impossible to realize the readout electronics by discrete devices. Therefore, the front-end readout electronics are based on ASIC technology [6] .
Read-out electronics and the application of

ASIC technology
The ASIC used in MED is an improved version of VA32TA6 (Manufacturer: GM-Idea Company). It is a low power and rad-hard chip with 32 channels of low-noise charge sensitive amplifier (CSA)-shaper circuits. Each channel includes a slow shaper, a fast shaper, a discriminator, the trigger logic, and the sample & hold and ADC circuits (Figure 2-12) [7] .
The energy resolution of ME is 3.0 keV (FWHM) at 20 keV. This energy resolution corresponds to 829 e− in ENC (equivalent noise charge). The noise includes detector noise and electronics noise, which can be affected by matching parameters of the detector and the ASIC. The energy range of ME is 5-30 keV, and the noise level needs to be very carefully controlled.
A CSA circuit is a current integrator that produces a voltage output proportional to the integrated value of the input detector current. The output of a CSA enters the corresponding slow shaper and fast shaper. The slow shaper forms a Gaussian signal with amplitude proportional to the photon energy. The shaping time of the slow shaper is 1 μs. The fast CR-RC (Capacitance Resistance -Resistance Capacitance) 300 ns shaper, with an adjustable slew rate, is followed by a level-sensitive discriminator. The discriminator is preceded by a high-pass filter (not shown in Figure 2 -12) with a very low cut-off frequency to reduce the offset-spread across the chip. If the signal amplitude is higher than the threshold voltage of the discriminator, a trigger pulse will be generated. FPGA receives the trigger pulse, records a valid case, and then enables the sample & hold function of the ASIC after a delay of nearly 1 μs. The above sequence is shown in Figure 2 -13.
The digitization of the sampled output of the slow shaper is accomplished by starting a digital counter coincident with a linear analog voltage ramp, starting at the voltage Vref. The ramp voltage is compared to the DC signal value in each channel using an analog discriminator. The discriminator will then fire with a time delay proportional to the signal value. This discriminator signal will lock the digital counter value in a register for each channel. The ADC used in MED is the Wilkinson type 10-bit ADC, which can digitize all channels in parallel. 
Data acquisition module
There is one data acquisition module for each detector unit. The main components of the data acquisition module are shown in Figure 2 -14. The main processing unit is an FPGA. The data acquisition module communicates with the data handing module through the LVDS interface. Every six ASICs in one detector units are configured and controlled by one FPGA. The configuration bits for the six ASICs are stored in an EEPROM. The engineering data are buffered in an SRAM. The power monitor can generate the power when a reset signal is sent. The FPGA can be reset by telecommand as well. The FPGA generates one bit digital telemetry to indicate the work status. There are two HV supply modules in one detector. They act as the cold backup for each other. The HV supply modules can be turned on or turn off by the FPGA. The FPGA also monitors if there is single event latchup (SEL) of ASICs and control the low dropout regulator (LDO) to repower the ASICs in order to relieve the latchup. The serial ADC can convert the analog temperature telemetry signals of ASICs and detectors to digital engineering data. The FIFO is the scientific data buffer. The serial DAC can generate the threshold for determining if there is SEL. Figure 2 -14 block diagram of ME data acquisition module in MED.
Data handling module
The data-handling module is responsible for communicating with the satellite platform and completing data exchange and control between MED and the satellite platform. The main functions of the data handling module are as follows: (1) to read the science data and the engineering data from MED and then to upload them to the satellite platform through the LVDS interface and 1553B bus interface, respectively; (2) to receive the Coordinated Universal Time (UTC) code broadcasted by the satellite platform and then transfer them to MED via LVDS interface; and (3) to receive the data injection commands from the satellite platform via 1553B, to process and send them to the appropriate MED for implementation. The satellite platform provides GPS pulse-persecond and 5 MHz clock pulses. The datahandling module also receives and transmits these pulses. The working-state monitoring parameters of the three MEDs are aggregated in the data handling module and then sent to the satellite platform. The related interfaces of the data handling module are shown in Figure  2 -15. Two identical circuit boards in the datahandling module are connected to each other through four 74-pin sockets. They act as the backup for each other.
The data handling module contains one single-chip microcomputer (SCM) and one FPGA as the main processing unit. The SCM controls the 1553B protocol chip J61580R to communicate with the satellite platform via 1553B Bus. Instructions from the platform, including data injection and the UTC time code, are received by the SCM and stored into the SRAM, and the FPGA will read them out and send them to the corresponding MEDs by LVDS. The FPGA receives engineering data and writes them into the SRAM, and the SCM reads them out and sends them to the platform via 1553B Bus. The science data from the three MEDs are received by the FPGA and are sent to the platform through the LVDS interface. 
Collimators
The collimators are mounted on top of the plug-in structures to limit the FOVs of the telescope. There are three kinds of FOVs, i.e., 1°×4°(FWHM), 4°×4°(FWHM), and the blocked ones, which can be used to estimate the internal and particle components of the inorbit background. Among the eighteen detector units，fifteen units have an FOV of 1°×4°, two have an FOV of 4°×4°, and one is blocked.
The ME collimator adopts an aluminum alloy frame with tantalum foils inserted inside. The advantage of this scheme is that the collimation hole is completely made up of the tantalum foils and thus can shield the X-rays up to 30 keV.
The collimator in each MED is divided into three modules, in order to be manufactured more easily. The photo of three modules assembled in the MED is shown in Figure 2 2.6 Thermal Design 1) ME Telescope is mounted on the plate-Z side of the main structure of the load, directly exposed to the stars. The thermal control design of thermal insulation and passive radiation is adopted: 1) The heat consumption of MED is at 3 PCBs (17.3 W) in the bottom and 18 detector plug-in boards (12.78 W). In order to ensure the low temperature requirement of the medium energy detector, a 5 mm thick glass fiber reinforced plastic was designed between the X side of MED and the radiant cooling plate. The 10 mm thick amanium is designed to be placed between the X side of the detector plug-in aluminum frame and the plug-in PCB board.
2) The shell of MED is used as the radiative cooling surface and the thermal control coating is the SR107-ZK white paint coating. The radiative refrigeration plate with the structure of the aluminum plate installed in the detector is designed. Considering the sensitivity of the external heat flux and the eases of coating, on the outer side of the radiating surface of the radiating plate, the OSR coating with less degradation at the end and which is less affected by earth infrared radiation is selected, and SR-107ZK white paint coating is selected on the inside of the radiating surface of the radiating plate.
3) Due to the requirement of temperature uniformity being less than 5 ℃, two outer heat pipes were designed at the bottom of both sides of the long end of the medium energy radiant cooling plate. 
Calibration and performance of the instruments
A series of experiments and tests has been carried out for ME, including the calibrations, environment tests, as well as some function and interface tests. The energy response, temperature response, and dead time of ME are calibrated with radioactive sources and a double-crystal monochromator. The radioactive sources are 241 Am and 57 Co. Two pixels of the Si-PIN detector with similar readout electronics were tested on the PANTER X-ray test facility of the Max Planck Institute for Extraterrestrial Physics in 2013. The calibration of the ME qualification model was performed with a facility similar to PANTER, which is at IHEP of the Chinese Academy of Sciences (CAS).
Calibration with radioactive sources
All ME detectors were calibrated with integrated radioactive sources, 241 Am or 57 Co. To achieve a relatively uniform count rate distribution, the structure of the integrated radioactive sources is designed as in Figure 3-1 . The structure consists of four single radioactive sources with an activity of 30 µCi each.
The responses of the detectors to the X-ray emission of 241 Am (with emission lines at 13.9 keV，17.8 keV，21.6 keV，and 26.3 keV) and 57 Co (with an emission line at 14.4 keV) were measured at different temperatures (-31℃~-5℃). The energy-channel (E-C) relations at different temperatures can be calibrated by these measurements. 
Calibration with the double-crystal X-ray monochromator
The energy response and quantum efficiency calibration were implemented using the monochromatic X-ray beam on the calibration facility at IHEP, which was designed just for the ground calibration of ME and LE [9] . The calibration facility includes an X-ray tube, a double-crystal monochromator, and a vacuum chamber in which the detector box can be calibrated. The major characteristics of the calibration facility are shown in Table 3 -1. 
Calibration results
The calibration results of ME shown here are mostly performed with radioactive sources and the double-crystal X-ray monochromator at IHEP. The quantum efficiency (QE) results were obtained on PANTER.
Analysis of energy spectra
The response function of the 1728 Si-PIN detector pixels are calibrated with radioactive sources that contain a few emission lines, and four pixels are calibrated using the doublecrystal X-ray monochromator. To simplify the analysis, we construct a function that includes several Gaussian components to fit the measured spectra. The number of components is the same as the number of lines of the radioactive sources, 
E-C relationship
Using and , we can further obtain the energy to channel (E-C) relations. The E-C relations of one pixel at temperatures from -30℃ to 0℃ with a step of 5℃ are given in Figure 3 -8, which shows that the linearity is quite good and the signal amplitude increases with temperature as expected. Figure 3 The colors from blue to red represent the pixel numbers.
Energy Resolution-E relationship
The energy resolution of ME is mainly determined by the noise of the detector and readout electronics. Because the resolution is dominated by the performance of the ASIC, which has smaller uncertainty when the input signal becomes larger, the energy resolution (FWHM) is better with increasing X-ray energy (see Figure 3 -12). Since the leakage current of Si-PIN detectors improves at lower temperatures, the energy resolution also improves at lower temperatures as expected (Figure 3-13) . 
Quantum efficiency
The quantum efficiency was obtained by the experiment carried out on the PANTER facility. In this experiment, the standard detector is the monitor of the beam line, which is a CCD type detector whose quantum efficiency had been calibrated [8] . The efficiency below 10 keV is limited by the ASIC threshold, shown in Figure 3 -14. Using the results of the PANTER experiment, we simulated the quantum efficiency of ME in 5 to 40 keV, as shown in Figure 3 In the simulation model, the X-ray entrance window is the 50 μm thick Be window, whose transmission curve is shown in Figure 2 -11. The detector model is a 1 mm thick Si depletion layer with a 0.8 μm thick Al front electrode.
For the energy range below 10 keV, the quantum efficiency changes with the values of the internal parameters of the ASIC chips, such as VTHR. However, these parameters cannot change the quantum efficiency much above 10 keV. Therefore, the 10-40 keV quantum efficiency is obtained by simulation.
Dead time
The dead time (TD) of ME is a combination of ADC dead time (TADC) and readout dead time (TRD). If n pieces of ASICs (out of the six ASICs in one unit that are controlled by one FPGA) are triggered in the same FPGA sampling period (16 µs), they are considered to be triggered simultaneously. The dead time is thus TD= TADC + n × TRD. The typical values for TADC and TRD are 162.1 µs and 93.7 µs, respectively. The in-orbit count rate of ME is usually very low and thus only one ASIC is triggered in most cases. As a result, the arrival time interval spectrum is a standard negative exponential curve (Figure 3-16) . The x-axis is in units of 6 μs, i.e., the precision of the time code. In case of a single ASIC trigger, the dead time is about 42 or 43 time code units, corresponding to 252~258 μs. When the ME detectors work at high temperature (above 0℃) or observe a bursting source, the count rate can become too high and more than one ASIC in a unit will be triggered. The arrival time interval spectrum then is no longer a pure negative exponential curve. As shown in Figure 3 -17, the dead time of the single-ASIC event is still 252~258 μs; however, if more than one ASIC chip is triggered, the dead time will increase by 90~96 μs. If six ASIC chips in a unit are triggered simultaneously, the dead time of ME is about 700~738 μs 
Relative time precision
The relative time precision was determined by jitters in charge collection time of Si-PIN detectors, the jitters in pulse triggering of ASIC, the jitters in propagation delay of electronics in MED, and the quantified precision of digital electronics in MED. The quantified precision is determined by the least significant bit of timing code. The collection time in Si-PIN is no more than 20 ns, the jitters in pulse triggering are no more than 300 ns, and the jitters in propagation delay of electronics are no more than 100 ns. The least significant bit of timing code corresponds to 6 μs. Consequently, the relative time precision of ME was mainly determined by the least significant bit of timing code, which was less than the technical requirement of 10 μs.
Conclusions
With an array of 1728 Si-PIN detector pixels, ME has achieved a geometrical area of 952 cm 2 . The energy resolution is about 3 keV in the energy range of 5-30 keV and the dead time is about 255 μs. Before the launch on June 15, 2017, all flight products were calibrated. The energy response functions of the detectors at different temperatures were calibrated with radioactive sources and monochromatic energy X-ray beams. The energy resolution improves when the working temperature decreases and at the same time the signal amplitude increases by 0.6 % per degree.
